# PARACACHE KNOWLEDGE BASE

- A GUIDE ABOUT CACHE AND VIRTUAL MEMORY -

Aryani Paramita – NTU SCSE © 2016

#### CPU

#### CACHE

#### **MAIN MEMORY**

#### <u>CACHE</u>

- To speed up accesses by storing recently used data closer to CPU instead of main memory
- Accessed by content → Content Addressable Memory

#### <u>HIT / MISS</u>

- Cache Hit When requested data is found in cache
- Cache Miss When requested data is not found in the cache

#### **REPLACEMENT POLICY**

How do we choose victim cache line?

- **FIFO** (First In First Out)
- LRU (Least Recently Used)
- Random



## **DIRECT MAPPED CACHE**

Length of address in Main Memory

TAG INDEX OFFSET

#### **DEFINITIONS**

- **TAG** distinguished one cache memory block with another
- **INDEX** identifies the cache block
- **OFFSET** points to desired data in cache block

#### Main Cache Memory Index Memory Index 0 0 Index 1 Index 2 3 Index 3 4 5

#### **INSTRUCTION BREAKDOWN**

Each of the address of load instruction is broken into three parts: tag, index and offset. Main memory size = M, cache size = C and offset bits = Z results in the following (right figure).

Length of load instruction	: log <sub>2</sub> (M)	bits
OFFSET	: Z	bits
INDEX	: log <sub>2</sub> (C) – z	bits
TAG	$: \log_2(M) - \log_2(C)$	bits
CACHE BLOCKS	: log <sub>2</sub> (C)	blocks

## **DIRECT MAPPED CACHE**

#### **HOW IT WORKS**

- The requested address is broken down into tag, index, and offset.
- Cache table with corresponding **index** will be examined.
  - If valid bit of the index is equals to 0, cache miss is obtained
  - Else tag bit of the requested address will be compared with tag bit in cache table
    - If tag is matched, cache hit is obtained
    - Else cache miss is obtained
- When **cache hit** is obtained, data from cache table will be returned. Else, data will be retrieved from main memory.

#### PRO / CONS

Direct mapping is simple and inexpensive to implement, but if a program accesses 2 blocks that map to the same line repeatedly, the cache begins to thrash back and forth reloading the line over and over again leads to high miss rate.



## FULLY ASSOCIATIVE CACHE

TAG

Length of address in Main Memory

#### **DEFINITIONS**

- **TAG** distinguished one cache memory block with another
- **OFFSET** points to desired data in cache block

		Main memory	16 byles
	/	Block0	
		Block1	CIPE CONTRACTOR
		Block2	
data		Block3	
data	$\leftarrow ++$	Block4	statio saturbasis
	$1\times/2$	Block5	
data	AN 1	Block6	
data	$\mathbb{N}$	Block7	
data	$1 \wedge \wedge$	Block9	
	KAX~	Block9	
	18/24-	Block10	
data	$\mathbb{A}$	Block11	
data	$\bigvee$	Block12	
	$\sim \sim \sim \sim$	Block13	
	$\mathcal{I}$	Block14	
		Block15	

#### **INSTRUCTION BREAKDOWN** Length of load instruction bits $: \log_2(M)$ Each of the address of load instruction is broken OFFSET bits : Z $: \log_2(M) - \log_2(C)$ into three parts: tag and offset. TAG bits Main memory size = M , cache size = C and offset CACHE BLOCKS $: \log_2(C)$ blocks bits = Z results in the following (right figure).

OFFSET

### FULLY ASSOCIATIVE CACHE

#### **HOW IT WORKS**

- The requested address is broken down into tag and offset.
- Requested **tag** will be searched through cache with valid bit
  - If there is **tag** matched with one of the index in the cache table, **cache hit** is obtained
  - Else, cache miss is obtained
- When **cache hit** is obtained, data from cache table will be returned. Else, data will be retrieved from main memory.



#### PRO / CONS

Fully Associative is the most efficient utilisation of cache blocks, yet it is expensive to transverse through the cache to find each requested tag. Since there is no specified slot for each instruction, an algorithm of replacement policy must be designed along with implementation of fully associative cache.

## **[N-WAY] SET ASSOCIATIVE CACHE**

Length of address in Main Memory

TAG INDEX OFFSET

**N-way set associative cache** combines the idea of direct mapped cache and fully associative cache. It has direct mapped principle to an index, yet fully associative concept within the index. **An index** contains **N** blocks of way.

#### 2-Way Associative Cache Fill Main Cache Memory Memory Index Index 0, Way 0 Index 0, Way Index 1, Way 0 Index 1, Way 1.1.1

### **INSTRUCTION BREAKDOWN**

Each of the address of load instruction is broken into three parts: tag, index and offset. **N-way** set associative, Main memory size = M , cache size = C and offset bits = Z results in the following (right figure).

Length of load instruction	: log <sub>2</sub> (M)	bits
OFFSET	: Z	bits
INDEX	$: \log_2(C) - z - \log_2(N)$	bits
TAG	$: \log_2(M) - \log_2(C) + \log_2(N)$	N) <b>bits</b>
CACHE BLOCKS	: log <sub>2</sub> (C)	blocks

### **[N-WAY] SET ASSOCIATIVE CACHE**

#### **HOW IT WORKS**

- The requested address is broken down into **tag**, **index** and **offset**.
- Cache table with corresponding index will be examined. Nways of cache blocks will be transversed.
  - If one of the **way** has the requested index, a **cache hit** will be obtained
  - Else cache miss is obtained
- When **cache hit** is obtained, data from cache table will be returned. Else, data will be retrieved from main memory.



#### PRO / CONS

Combining direct mapped and fully associative principle is seen as the most balanced way to obtain high hit rate meanwhile maintaining the resources cost. However, N-Way associative could be hard for initial implementation as various concepts is involved.

### **RESOURCES CALCULATION (CACHE ANALYSIS)**

- Different cache types has varied resource utilisation. This section will explain NAND gates used in each type of cache.
- Decision made by each cache type when an instruction is loaded:
  - Direct Mapped : 1 \* valid\_bit + valid\_bit\_1\* tag\_comparison.
  - Fully Associative : cache\_size \* valid\_bit + valid\_bit\_1 \* tag\_comparison
  - N-way set associative : N\* valid\_bit + valid\_bit\_1 \*tag\_comparison
- Valid\_bit\_1 is a variable to calculate the number of (validbit==1) in respective situation, meanwhile valid\_bit and tag\_comparison are the NAND needed for each action.

### **RESOURCES CALCULATION (CACHE ANALYSIS)**

Valid\_Bit (2 NAND GATES) Tag\_Comparison\_per\_bit (4 NAND GATES)





### **RESOURCES CALCULATION (CACHE ANALYSIS)**

- Tag\_comparison = cache\_bit \* tag\_comparison\_per\_bit.
- Hence, the costs of each cache can be summarised as:

Direct Mapped	: 1 * 2 + valid_bit_1* 4 * cache_bit .
Fully Associative	: cache_size * 2 + valid_bit_1 * 4 * cache_bit
N-way set associative	: N* 2 + valid_bit_1 *4 * cache_bit

#### VIRTUAL MEMORY

- Extends the memory capacity of the main memory by using a portion of the disk drive.
- Allows the system to run programs that are bigger than the size of main memory
- Paging is implemented in this system.

#### PAGE TABLE

• Data structure that maintain information concerning the location of each page, whether on disk or in memory.





### **VIRTUAL MEMORY**



#### **DEFINITIONS**

- **Page Frames** virtual memory partitions of main memory.
- **OFFSET** points to desired data in page frame
- Physical address actual memory address of physical memory
- Virtual address addresses where physical address mapped into

#### **TLB (Translation Lookaside Buffer)**

A memory cache that stores recent translations of virtual memory to physical addresses for faster retrieval

## **VIRTUAL MEMORY**

#### **HOW IT WORKS**

- The requested address is broken down into page and offset.
- Requested page is searched in TLB with fully associative principle.
  - If there is a frame number that matched the page, TLB
    HIT is obtained, and data will be loaded from TLB.
  - Else, page will be searched through page table with direct mapping principle.
    - If matched page id is found in page table, Page
      Table Hit is obtained and data will be loaded from
      Page Table. TLB will be updated accordingly.
    - Else, **Miss** is obtained, and data will be loaded from secondary memory.



